

3 pgs

WO 2004/038902

Reg'd - PTO 11 APR 2005

10/531111
PCT/IB2003/005308

1

CAPACITIVELY COUPLED POWER SUPPLY

RELATED APPLICATIONS

[0001] The present application claims priority under 35 U.S.C. § 119 of Provisional Patent Application Serial Number 60/418,823 filed on October 16, 2002.

5

FIELD OF THE INVENTION

[0002] The present invention relates to power supplies in general, and more particularly, to generating a supply voltage using a capacitive voltage divider.

BACKGROUND OF THE INVENTION

10

[0003] Power supplies serve the purpose of converting an input voltage into one or several output voltages. An AC power source may be used to provide an AC power line input, which gets converted to a DC regulated output voltage. Moreover, a power supply that produces a lower output voltage than that of the rectified main voltage power supply is generally needed in order to power small signal devices such as integrated circuit (IC) controllers and the like. Such power supplies should minimize losses occurring therein.

15

While step down transformers have been used as power supplies, such devices tend to be large, bulky, and relatively expensive. A regulated power supply that utilizes capacitive elements to transform an input voltage from an AC power source to a specified output voltage level across a load is desired.

SUMMARY OF THE INVENTION

20

[0004] According to an aspect of the present invention, a power supply comprises a pair of first and second capacitors forming a capacitive voltage divider. A source of a periodic input supply voltage is coupled to the capacitive voltage divider for producing in the second capacitor, from a portion of the periodic input supply voltage, a second supply voltage that is coupled to a load circuit. A switch is coupled to the second capacitor for selectively coupling the first capacitor to the second capacitor in a manner to regulate the second supply voltage.

25

[0005] According to another aspect of the present invention, a power supply using a controlled capacitive divider comprises a first capacitor and a second capacitor that is selectively coupled to the first capacitor by means of a switch. A control circuit senses the

voltage across one of the first and second capacitors; and provides a control signal to cause the switch to selectively couple the first and second capacitors.

BRIEF DESCRIPTION OF THE DRAWINGS

[0006] Figure 1 is an exemplary illustration of a capacitively coupled power supply according to an exemplary embodiment of the present invention.

[0007] Figure 2 is an exemplary illustration of a capacitively coupled power supply according to another exemplary embodiment of the present invention.

[0008] Figure 3 is an exemplary illustration of a capacitively coupled power supply according to another exemplary embodiment of the present invention.

[0009] Figure 4 is an exemplary illustration of a capacitively coupled power supply according to another exemplary embodiment of the present invention.

[0010] Figure 5 is an exemplary illustration of a capacitively coupled power supply according to another exemplary embodiment of the present invention.

DETAILED DESCRIPTION

[0011] Figure 1 is a block diagram illustrating a circuit 100 for generating a regulated supply voltage using a capacitive divider according to the general principles embodying the present invention. Throughout the drawings, like reference numerals are used to indicate like parts. The circuit 100 includes a source 10 of AC power applied at node 10a. A voltage or a current source may be used, however, in case of a mains application, it is understood that the source comprise an AC power line input. A capacitive divider comprising capacitor C_{mains} and capacitor C_L connected in series, is used to transform the input voltage (V_{in}) at node 10a to the desired output voltage level V_1 across load device R_L . Since the energy transfer is determined by the capacitor C_{mains} , a voltage source can automatically be considered as a current source.

[0012] Control circuit 60 coupled to the voltage divider arrangement measures the output voltage V_1 and compares the measured output voltage with a reference voltage V_{ref} in order to control switched rectifier circuit 30. There exist two basic arrangements for the switched rectifier circuit 30. The first arrangement disables the further charge of capacitor C_L as soon as a desired output voltage level ($V_1 = V_{ref}$) is reached. This arrangement may be implemented as a forward controlled shunt switch. The second arrangement enables a

faster discharge of capacitor CL as long as the output voltage (V1) exceeds the desired value (Vref). This arrangement may be implemented as a controlled series switch, whose return current is controlled. These two basic implementations are shown in greater detail in Figures 2 and 3, respectively.

5 [0013] In an exemplary application, generation of auxiliary power in a switch mode power supply may be accomplished in the following manner. Referring now to Figure 2, a source of periodic input voltage V_{in} is developed at node 10a from AC source 10 coupled to rectifier 12. Filter capacitor C_{mains} has a first terminal connected to node 10a, and a second terminal connected to node 10b. Diode D1 is coupled in reverse-bias fashion
10 between node 10b and ground potential (GND). Filter capacitor C_{mains} is coupled to capacitor CL via diode D2 in a voltage divider arrangement. Capacitor CL has a first terminal connected at node 10c to the cathode of diode D2, and a second terminal connected to GND. Switch S1 is connected between node 10b and GND, in parallel with diode D1. Control circuit 60 is coupled in parallel with load resistor R_L and capacitor CL at node 10c.
15 Bias resistor R_{bias} is connected between nodes 10a and 10c. Note that when diode D2 is forward biased (i.e. conducting), nodes 10b, 10c are at substantially the same potential, except for the relatively small voltage drop across diode D2. The resistor R_{bias} has a relatively large value and delivers the start up voltage (V1) for a common used primary controller IC. Resistor R_{mains} represents the main load resistance and is connected
20 between the input node 10a and GND.

 [0014] Control circuit 60 is communicatively coupled (represented by dashed line 63) to switch S1, which selectively couple capacitors C_{mains} and CL. Control circuit 60 senses output voltage V1 and compares the output voltage with a predetermined reference voltage V_{ref} to generate a control signal to cause S1 to open or close, thereby switchably
25 coupling/decoupling the electrical path between C_{mains} and CL. Output voltage V1 at node 10c is used for the primary switch control circuit or controller 60. In an exemplary embodiment, the switch control circuit may be a pulse width modulated (PWM) control circuit or any other type of switch controlling arrangement. It is understood that capacitor C_{mains} couples the AC signal to the switched rectifier circuit 30 and controller 60.

30 [0015] The DC voltage V_{in} is further applied across the representative main load resistance R_{mains} .

[0016] For the case where $CL \gg C_{mains}$, the capacitor C_{mains} essentially operates as a filter capacitor to filter the periodic input signal applied at node 10a. The transferred energy in CL is much smaller than the energy in C_{mains} . Capacitor CL is charged through conducting diode $D2$ and the capacitor by the rectified input current I_{in} , when switch $S1$ is open. This results in an increasing voltage across C_{mains} and CL as long as a charge current flows. When the input voltage of AC source 10 is below the voltage V_{in} , the rectifier 12 decouples the AC source 10 from the rest of the circuit (i.e. node 10a). At this time, capacitor C_{mains} delivers current to load R_{mains} by means of conducting diode $D1$. In this case, no current path exists between C_{mains} and CL , as diode $D2$ serves to block any current flowing there between. A relatively small current flowing through CL is discharged through load resistor RL . Note that the discharge current flowing through CL is only feeding the control circuit 60 and load RL , which represents the standby power supply, for example, in a television set (which is e.g. 1-3 Watts). This is significantly less than the current being discharged through diode $D1$, capacitor C_{mains} and R_{mains} representing the main load of the TV set (which is, e.g., 100-150 Watts). Because diode $D2$ becomes reverse biased, the voltage $V1$ across CL remains positive, and its drop is only determined by the auxiliary load resistor RL .

[0017] According to an aspect of the invention, the charge condition of C_{mains} mainly determines the charge in CL . More particularly, after a first discharging period wherein C_{mains} is discharged, during the next cycle of the mains, the capacitor C_{mains} is charged while at the same time, capacitor CL is charged, due to the conduction of diode $D2$. Note that in one embodiment, CL is approximately 3-4 times greater than that of C_{mains} (e.g. C_{mains} is about 68 μF (micro Farads) while CL is 220 μF). Note that the voltage at R_{mains} and RL has a ratio that is chosen to obtain the desired output voltage $V1$. However, R_{mains} for the main power supply often varies in a wide range. For example, since R_{mains} is typically the main power supply for any consumer electronic device, such as a TV, its power may range anywhere from 50W to 150W depending on factors such as sound, picture parameters and the like, within the range of the run mode of the device. However, the standby output power of $V1$ may drop down to 1W (Watt) or less. Moreover, the load RL remains substantially constant in order to feed small signal devices such as a microprocessor, controller, and IR receivers, for example.

[0018] As shown in Figure 2, switch S1 is configured as a switched shunt controller arrangement, wherein S1 closes in response to a signal from control circuit 60, thereby disabling further charging of CL as soon as the desired output voltage at node 10c is reached. In this manner, by opening and closing switch S1, the output voltage V1 across RL may be controlled. This implementation is useful in providing a circuit arrangement when the output voltage should not exceed a predetermined level. More particularly, as soon as the desired output voltage level at CL is reached and sensed by control circuit 60, switch S1 closes so that the current path exists through C_{mains}, S1 and back to the input, without further charging at CL, to thereby maintain the voltage V1. Note that S1 can be closed or open within 1 cycle of the 50 or 60Hz input sinusoid.

[0019] Another embodiment is shown in Figure 3. The embodiment of Figure 3 differs from that of Figure 2 in that switch S1 is connected between nodes 10b and 10c in parallel with conducting diode D2. In this case, the maximum output voltage V1 is not precisely determined as a threshold limit. The switch S1, in response to a signal from control circuit 60, closes to enable a discharge path from CL through S1 and C_{mains} to R_{mains}. Opening of the switch disables the further discharge to R_{mains} as soon as a minimal desired output voltage is reached. In this implementation, the output voltage across RL is not controlled during the charging cycle (when S1 is open). The above described embodiment provides a useful solution whenever a voltage limiter like a series regulator is followed. The solution according Figure 3 advantageously does not produce current transients in C_{mains} and in the line rectifier. From the above described embodiments shown in Figures 2 and 3, the charge is controlled in the embodiment of Figure 2, while the discharge is controlled in the embodiment of Figure 3.

[0020] Detailed circuit diagrams implementing the schematic representations of Figures 2 and 3, are shown in Figures 4 and 5, respectively. As shown therein, an arrangement for generating auxiliary power for a common used primary controller of a switch mode power supply is implemented. The initial start up voltage is provided by R_{bias}. In normal run mode, the power consumption for the controller is higher than resistor R_{bias} can deliver. Here, the tapped capacitors C_{mains} and CL support the power to the controller as described above. The representative switch S1 in Figure 2 is established by means of high gain transistors Q1 and Q2 of Figure 4. As shown in Figure 4, pnp transistor Q1 has its base terminal b1 connected to terminal c2 of transistor Q2. Terminal e1 of Q1 is

connected to node 10b, while terminal c1 of Q1 is connected to base terminal b2 of npn transistor Q2. Terminals c1, b2 are connected at node 10d, which is coupled to GND through resistor R2. Resistor R1 couples terminals b1, c2 of Q1, Q2, respectively, to node 10b. Zener diode D4 is coupled between node 10c and node 10d. The output voltage is sensed by diode D4 and directly controls the high gains transistors Q1, Q2. The circuit 400 may be embodied in a free running power oscillator, whose operation is enabled/disabled depending on the output voltage from the secondary side 410. As previously mentioned, the initial startup voltage is provided by Rbias. As long as the voltage across CL is below a threshold, the current path from Cmain through D2 to CL is established, and the capacitors Cmain and CL continue to charge. However, upon operation of the power oscillator, the power consumed by the oscillator is higher than Rbias can deliver. Thus, the energy stored in Cmain and CL are used to power the drivers of the power oscillator.

[0021] In analogous fashion, switch S1 of Figure 3 is implemented as transistor Q1 in the circuit arrangement 500 illustrated in Figure 5. As shown in Figure 5, pnp transistor Q1 has its base terminal b1 connected to terminal c2 of npn transistor Q2 through resistor R2. Terminal e1 of Q1 is connected to the anode of diode D2, while terminal c1 of Q1 is connected to the cathode of diode D2 at node 10b. Resistor R1 is connected between the anode of D2 and terminal b1 of Q1 in a voltage divider arrangement with R2. Diode D1 is connected between node 10b and GND. Base terminal b2 of npn transistor Q2 is connected to Zener diode D4 at node 10e. Resistor R3 is connected between node 10e and GND, while the cathode of diode D4 is connected to node 10c through resistor R4. Terminal e2 of transistor Q2 is connected to GND. Here, Zener Diode D4 limits the drive voltage at the input of the controller 60 to a given or predetermined value. Diode D4 controls Q1 via the driver Q2. Thus, capacitor CL remains switchably coupled to Cmain and to the main load Rmain, corresponding to the transformed load Rs on the secondary side, until the desired minimal voltage at the input of controller 60 is reached. At that time, capacitor CL is discharged through control circuit 60 by the relatively low current required for the controller. This takes place until the next charge interval arrives in Cmain. As an alternative arrangement, diode D4 could be part of a common used series voltage limiter or stabilization circuit.

[0022] Although the invention has been described in terms of exemplary embodiments, it is not limited thereto. The appended claims should be construed broadly to

include other variants and embodiments of the invention which may be made by those skilled in the art without departing from the scope and range of equivalents of the invention.